ABSTRACT With the help of numerical simulations, we revisit the operation of dynamic thin-capacitivelycoupled-thyristor RAM (TRAM) and field effect diode-RAM cells and clarify the memory mechanism.
I. INTRODUCTION
Research on new memory cell technologies has been aggressively pursued for a long time, and there are no signs of it slowing down. This is in response to the ever increasing need to manipulate and store a perpetually growing volume of data. Among the various memory types currently under research (Resistive Random Access Memory (RRAM), Magnetic Random Access Memory (MRAM), etc.), the one most related to CMOS is the Thin-Capacitively-CoupledThyristor (TCCT) RAM (TRAM) [1] . As seen in Fig. 1 (top) , the TRAM cell structure is simply a SOI pnpn thyristor augmented by a regular MOS gate over the p-base, which exploits the bistable nature of the thyristor characteristics to store data. The MOS gate provides capacitive coupling to the p-base of the TCCT, which enables switching speeds orders of magnitude faster than conventional thyristors [2] . A detailed investigation of the TRAM operation and design recently ([3] - [6] ) concluded that "holes in the p-base under the gate represent the physical parameter determining the memory state of the cell" [5] : accumulation of holes for state "1", depletion of holes for state "0". The emphasis of these papers ([3] - [6] ) was mainly on the process of the so called "dynamic sensing". Thus the above conclusion was actually not based on a rigorous simulation of the carrier profiles in the memory HOLD (i.e., store) state. Instead, this conclusion was largely reached on the basis of phenomenological arguments, and although seemingly consisted with the operation of the device, it will be shown in this paper to be incorrect. The purpose of this paper is therefore to identify the real nature of this mechanism with the help of numerical simulations of the operation of the TRAM cell and provide the basis for optimizing its design.
One drawback of the TRAM cell is that it is a "built-in" structure, requiring precise and tight control of the doping profiles during fabrication. To solve this problem, we have proposed an "induced" thyristor version of the memory cell, whereby a SOI Field Effect Diode (FED) is used instead of a built-in thyristor -hence the name FED-RAM, a schematic of which is shown in Fig. 1 (bottom) : by keeping gate G2 negatively biased and applying positive bias on gate G1 the device operates as a pnpn thyristor, whereas by applying negative bias it operates as a pin diode [7] . The operation of the FED-RAM is very similar to that of TRAM, and we too erroneously implied earlier [7] that the memory mechanism is accumulation (for "1") or depletion (for "0") of holes in the p-base, under the G2 gate.
II. RESULTS AND DISCUSSION
Isothermal 2D numerical simulations of the cell structures and operation were carried out by following the methodology described previously [8] , using the Sentaurus Device Simulator [9] . The mobility models used account for the effect of impurity, surface roughness, carrier-carrier scattering, and high field velocity saturation [10] , [11] . Electron and hole lifetimes were modeled according to the Shockley-Read-Hall model and were assumed to be equal. Their doping dependence was according to the Scharfetter relation [9] (with τ max = 10 ns, τ min = 0 ns, N reff = 5x10 16 cm −3 and γ = 1) and the temperature dependence was as described in [12] .
A complete timing diagram of the TRAM cell was simulated ( Fig. 2) , making sure that exactly the same (physical and geometrical) device parameter values and gate voltage (V G ) and anode voltage (V A ) waveforms were used as those in [4] and [5] . The SOI film thickness was 30 nm, the BOX thickness 200 nm, the gate oxide thickness 5 nm, the p-base doped at 10 17 cm −3 , the n-base at 10 19 cm −3 and each base was 100nm long. Complete information about the voltage waveforms is given in the caption of Fig. 2 . The rather long WRITE pulse widths (50 µs) shown in Fig. 2 were chosen by the authors of [4] and [5] in order to facilitate the comparison of their simulated and experimental results. Fig. 3 shows the carrier profiles along this TRAM at a depth of 1 nm below the SOI film surface, immediately after the cell is put on HOLD (i.e., at times orders of magnitude shorter than the "0" retention time), following WRITE "1" and WRITE "0". From the carrier profiles in Fig. 3 , contrary to the above conclusion ([3] - [6] ), accumulation of holes is actually observed in the p-base, under the gate, for both memory states "1" (p ∼4.2x10 18 cm −3 ) and "0" (∼3.4x10 17 cm −3 ). This means that the physical memory mechanism cannot be the accumulation or depletion of holes in the base, under the gate, as claimed in [3] - [6] . It is also observed from these carrier profiles that what differentiates the two states is instead the presence ("0") or absence ("1") of deeply-depleted regions within the TRAM structure, associated with the two pn-junctions on the sides of the p-base. Under HOLD "1" these depletion regions are at equilibrium and state "1" is retained until power-down. Under HOLD "0" they are deeply-depleted, and "0" can only be retained until transient carrier generation [13] , [14] within these regions restores equilibrium. (Fig. 2) . Fig. 5 shows the carrier profiles along this FED-RAM at a depth of 1 nm below the SOI film surface, immediately after the cell is put on HOLD, i.e., at times orders of magnitude shorter than the "0" retention time, following WRITE "1" and WRITE "0". The same conclusion for the nature of the memory mechanism as for the TRAM, can be drawn about the FED-RAM cell from these carrier profiles. It is clear that accumulation of holes is observed in the p-base under the gate for both memory states "1" (p ∼3x10 19 cm −3 ) and "0" (∼10 19 cm −3 ) and what differentiates the states (and thus constitutes the physical memory mechanism) is the presence ("0") or absence ("1") of deeply depleted regions within the FED-RAM structure, associated with the induced pn-junction (left) and the built-in cathode pn-junction (right), on the sides of the p-base under gate G2. This is different from the conventional Capacitor-Less One-Transistor DRAM (1T-DRAM) cell [15] , [16] were the data is indeed stored by accumulation ("1") or depletion ("0") of holes. Just like the TRAM and the FED-RAM cells, the 1T-DRAM cell is also a Floating Body Cell (FBC), and what actually differentiates them is the anode pn-junction, which is part of the structure of the former two cells but not of the 1T-DRAM cell. To understand how this important structural difference impacts the memory mechanism and explain the presence of high hole-densities for both states "1" and "0" in the p-base of the TRAM and FED-RAM cells, we take a closer look at the part of the TRAM timing diagram in Fig. 2 that corresponds to the W0 operation. It is observed that during this time a positive IA current is flowing from the anode to the cathode through the TRAM structure, both during the falling edge of the gate pulse and immediately afterwards for a brief time. Fig. 6 shows the 470 VOLUME 3, NO. 6, NOVEMBER 2015 simulated hole-and electron-current components of this current more clearly, where it is seen that the electron-current component is much smaller, and that the hole-current component is almost constant during the falling edge of the gate pulse and then gradually decays within about 500 ns. This current transient results from the dynamic forward biasing of the anode, through capacitive coupling by the falling edge of the gate pulse applied during the W0 operation. During this transient, many of the holes injected from the p-side to the n-side of the anode reach the reverse biased (by capacitive coupling) p-base/n-base pn-junction and, as in the collector of a bipolar transistor, they reach the TCCT p-base where they accumulate. This is the origin of the accumulated holes in the p-base following the W0 operation.
III. CONCLUSION
The physical memory (i.e., store) mechanism of the TRAM and FED-RAM cells is found to be the presence ("0") or absence ("1") of deeply-depleted regions within the cell structure associated with the pn-junctions on the sides of the p-base, and not the accumulation or depletion of holes in the p-base as previously believed. These deeply-depleted regions are formed during the W0 operation, by the dynamic reverse bias applied to the pn-junctions on the sides of the p-base by the falling edge of the W0 gate pulse, and they then gradually return to equilibrium over time ("0" retention time). This new understanding of the Dynamic TRAM/FED-RAM memory mechanism should result in better cell design, and hopefully their adoption by the Semiconductor Memory Industry and their commercialization.
